


FIG. 1



F I G . 2







FIG. 3



F I G . 4



F I G . 5



The diagram shows a differential amplifier circuit labeled ES1a. It consists of two PMOS transistors (P1, P2) and two NMOS transistors (N1, N2) connected in a differential pair configuration. The PMOS transistors have their sources connected to V_{DD} and their gates connected to the gates of the NMOS transistors. The NMOS transistors have their sources connected to V_{SS} and their gates connected to the sources of the PMOS transistors. The output nodes are labeled OUT and IN. The circuit is biased with a tail current source (N3) connected to V_{SS} . The gate of N3 is connected to the gates of N1 and N2. The circuit is labeled ES1a. A label P06 is located at the top right of the diagram. A label IF6 is located at the bottom right of the diagram.

NMOSFET INFORMATION

$L_g = 0.07 \mu m$

$I_{on}/I_{off} = 1.2 mA / 1 pA (/ \mu m)$

$C_{gs} = \dots (\text{fF} / \mu m)$


$C_{gd} = \dots (\text{fF} / \mu m)$

$C_{gb} = \dots (\text{fF} / \mu m)$


$R_{sd} = \dots$

$R_g = \dots$

F I G . 7



F I G . 8









FIG. 10




F I G . 1 1




F I G . 1 2




F I G . 1 3




F I G . 1 4




F I G . 1 5




F I G . 1 6




F I G . 1 7




F I G . 1 8




F I G . 1 9




F I G . 2 0




F I G . 2 1




F I G . 2 2




F I G . 2 3



F I G . 2 4



F I G . 2 5



F I G . 2 6

P10

SPECIFICATION LIST OF IP #001

1 . MEMORY MACROCELL(SRAM)

- HIGH-SPEED MEMORY(1port) MAXIMUM 256Kbit CYCLE TIME 1GHz
- HIGH-SPEED MEMORY(2port) MAXIMUM 512Kbit CYCLE TIME 700MHz

2 . CORE LINEUP

- | | |
|-----------------------------------|--|
| ●COMMUNICATION | ATM(Asynchronous Transfer Mode) |
| ●GRAPHICS | DRAC(Direct Rambus Asic Cell),NTSC/PAL ENCODER |
| ●MOBILE | DSP(Digital Signal Processing) |
| ●COMPUTER AND
HOME ELECTRONICS | MPEG4 ENCODER/DECODER |
| ●HIGH-SPEED INTERFACE | AGP(Accelerated Graphics Port) |